Bit Error Ratio Test (BERT) Solutions

Agilent's Bit Error Ratio Test solutions allow the most accurate and efficient design verification, characterization and manufacturing test of high-speed communication ports for today's (semiconductor products) chips, components, modules and line-cards in

Agilent offers the broadest portfolio with two BERT families that address a variety of speed classes, usability concepts, and flexibility as well as application specific stimulus and analysis tools. Both families provide cost-effective and efficient in-depth insight into critical measurement tasks for today''s and next generation devices with gigabit interfaces, such as PCI Express�, SATA, Fibre Channel, FB-DIMM, XAUI/10Gb Ethernet, CEI, XFI/XFP, SONET/SDH, PON-OLTs.

Clean EyeEye Contour
J-BERTCleanEyeScreenshot EyeContour
����������������Spectral Jitter ����������������BERT Scan




Quick Contact